

Amendments to the Claims

The listing of claims will replace all prior versions, listings, of claims in the application.

Listing of Claims

Claims 1-4 (Canceled)

1 5. (Previously Amended) An enhanced one-wire bus for the half duplex transmission of serial
2 data between a master and a slave comprising:
3 a translator having a primary interface, a secondary interface, and data storage;
4 a primary one wire bus in electrical communication with said primary interface and with the
5 master;
6 a secondary one wire bus in electrical communication with said secondary interface and the
7 slave device,
8 wherein,
9 when said translator is in a first operational mode, said primary interface is in electrical
10 communication with said secondary interface such that serial data on said primary
11 one wire bus is communicated to said secondary one wire bus,
12 when said translator is in a second operational mode, said primary interface is in electrical
13 communication with said secondary interface such that serial data on said secondary
14 one wire bus is communicated to said primary one wire bus, and

15 when said translator is in a third operational mode, said primary interface is in electrical
16 communication with said secondary interface such that at least a portion of a serial
17 data message transmitted on said secondary bus is replaced by data stored in said data
18 storage as said serial data message is communicated to said primary one wire bus.

6. (Canceled)

1 7. (Previously Amended) A method for inserting known data into a data stream between a
2 master and a slave device bus including the steps of:
3 (a) providing a primary one-wire bus in electrical communication between the master
4 and a translator;
5 (b) providing a secondary one-wire bus in electrical communication between the slave
6 and said translator;
7 (c) waiting for a reset pulse on said primary one-wire bus;
8 (d) receiving a ROM command at said translator on said primary one-wire bus;
9 (e) determining if said ROM command is a read command, a match command, a search
10 command, or a skip command;
11 (f) if said ROM command is a read command, performing the steps of:
12 (i) from said translator, transmitting predetermined data on said primary one-
13 wire bus; and

- 14 (ii) returning to step (c)
- 15 (g) if said ROM command is a match command performing the steps of:
- 16 (i) at said translator, receiving an identifier on said primary one-wire bus;
- 17 (ii) comparing said received identifier to a first predetermined identifier; and
- 18 (iii) proceeding to step (j)
- 19 (h) if said ROM command is a search command performing the steps of:
- 20 (i) from said translator, transmitting the first bit of a second predetermined
- 21 identifier having a plurality of bits on said primary one-wire bus;
- 22 (ii) from said translator, transmitting the complement of said first bit of said
- 23 second predetermined identifier on said primary one-wire bus;
- 24 (iii) at said translator, receiving a bit on said primary one-wire bus; and
- 25 (iv) comparing said received bit to said first bit of said second predetermined
- 26 identifier;
- 27 (v) repeating steps (h)(i) through (h)(iv) for each bit of said plurality of bits; and
- 28 (vi) proceeding to step (j);
- 29 (i) if said ROM command is a skip command proceeding to step (j);
- 30 (j) at said translator, receiving a memory command from said primary one-wire bus;
- 31 (k) at said translator, receiving a memory address from said primary one-wire bus;
- 32 (l) if said memory command is a read command performing the steps of:
- 33 (i) at said translator, receiving slave data on said secondary one-wire bus;

- 34 (ii) from said translator, transmitting said slave data on said primary one-wire
- 35 bus;
- 36 (iii) repeating steps (l)(i) - (l)(ii) until a reset pulse is received on said primary
- 37 one-wire bus;
- 38 (iii) returning to step (d);
- 39 (m) if said memory command is a write command, performing the steps of:
- 40 (i) at said translator, receiving slave data on said primary one-wire bus;
- 41 (ii) from said translator, transmitting said slave data on said secondary one-wire
- 42 bus;
- 43 (iii) at said translator, receiving verification data on said secondary one-wire bus;
- 44 (iv) from said translator, transmitting said verification data on said primary one-
- 45 wire bus;
- 46 (v) at said translator, receiving a write pulse on said primary one-wire bus;
- 47 (vi) from said translator, transmitting a write pulse on said secondary one-wire
- 48 bus;
- 49 (vii) at said translator, receiving said slave data on said secondary one-wire bus;
- 50 (viii) from said translator, transmitting said slave data on said primary one-wire
- 51 bus;
- 52 (ix) repeating steps (m)(i) - (m)(viii) until a reset pulse is received on said primary
- 53 one-wire bus;

Application No. 09/825,098
Amendment Dated 02/21/06
Reply to Office Action of 10/20/05
Page 6 of 7

54 (x) returning to step (d).

8. (Canceled)